Google VHL subgraph CFG integrated circuit ASAP scheduling Search Advance

Web Show options... Results **1** - **9** of **9** for **VHL common subgraph CFG integrate**

Speeding-up heuristic allocation, **scheduling** and binding with SAT ...
by G Cabodi - 2010 - Cited by 1 - Related articles
The **common** shortcoming of heuristic techniques is a lack of optimality be- **...** ity (SAT)-based **scheduling** and binding approach, with a basic **ASAP**/ALAP De **.....** In other words, **scheduling** a DFG operation on a **CFG** edge is allowed when **.....** Let us now describe the **integrated** flow in more detail. For the sake of read- **...**
portal.acm.org/ft_gateway.cfm?id=1698762&type=pdf

Pdf - Task Graph **Scheduling** for Reconfigurable Architectures ...
by MD Santambrogio - 2009 - Related articles
B.7.1 [**Integrated Circuits**]: Types and Design Styles— **..... subgraph** isomorphisms. In the second step (partitioning) **..... common** ancestor if they contain it. This graph will improve the **schedule** performances of the final architecture **...**
portal.acm.org/ft_gateway.cfm?id=1531552&type=pdf

Show more results from portal.acm.org

Cross-Level Hierarchical High-Level Synthesis
by O Bringmann - 1996 - Cited by 22 - Related articles
nent and system data-flow **subgraphs**, in order to identify **...** cation is to be **integrated** in allocation as well as **scheduling**. **...** needed when **common** subcomponents shall be shared. Task **...** and assigned component data-flow graph, **CFG .....** Particularly, the optimal **circuit** in relation to the area delay **...**
ieeexplore.ieee.org/iel4/5270/14300/00655897.pdf?arnumber=655897

INCREASING demands for cell phones, PDAs, and net-
by G Mittal - 2007 - Cited by 6 - Related articles
plication-specific **integrated circuit** (ASIC)]. As new processor architectures are **.....** When translating assembly codes from DSPs, it is **common** to encounter highly pipelined software **.....** the **subgraph** (**CFG**). Successive predicates form conjunctions. **....** directed **scheduling** [41]. **ASAP** and ALAP **scheduling** gener- **...**
ieeexplore.ieee.org/iel5/92/4351971/04351981.pdf

Show more results from ieeexplore.ieee.org

High-level synthesis: current status and future prospects
by HD Cheng - 1995 - Cited by 2 - Related articles
scale **integrated** (VLSIs) **circuits** become more and more important in the design **.....** Some systems separate DFG and **CFG**, others just combine both graphs. **...** execution path or operation can be detected by traversing the **subgraph** between **.....** Both the **ASAP** and ALAP **scheduling** approaches stem out from unlimited **...**
www.springerlink.com/index/T043223762318956.pdf

[PDF] View or Download - CHESS: A TOOL FOR CDFG EXTRACTION AND HIGH ...
File Format: PDF/Adobe Acrobat - Quick View
by RK NAMBALLA - 2003 - Cited by 1 - Related articles
ASAP and ALAP **scheduling** algorithms to determine the range of control steps **.....** Several **scheduling** techniques based on a control flow graph (**CFG**) model are **...** for each variable in the loop, thus, resulting in a complex **sub graph** with a **....** Today, Very High Speed **Integrated Circuit**(VHSIC) Hardware Description **...**
citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.99.1037&rep...

[PDF] EMBEDDED systems are dedicated to an application do-

File Format: PDF/Adobe Acrobat - Quick View
by K Atasu - 2008 - Cited by 9 - Related articles
a **common** approach in the design of embedded systems is to implement the control-dominated **...** custom hardware, in application-specific **integrated-circuit** or field-programmable gate-array **..... subgraphs**. Finally, we apply standard Trimaran **scheduling** and **..... ASAP**, Steamboat Springs, CO, Sep. 2006, pp. 39–44. **...**
www.doc.ic.ac.uk/~wl/papers/08/tcad08ka.pdf

[PDF] Efficient Design Methods for Embedded Communication Systems
File Format: PDF/Adobe Acrobat - Quick View
by M Holzer - 2006 - Cited by 7 - Related articles
plexity of silicon-**integrated circuits** proceeds according to **.....** For the **CFG** and DFG some **common** basic properties **.....** (**ASAP**) driven, in other words, it is the simplest list schedul- **....** execution time instead of rescheduling the task **subgraph**. By **...** tended for combined retiming, **scheduling**, and partitioning **...**
publik.tuwien.ac.at/files/pub-et_11130.pdf

[PDF] Dataflow-Based Mapping of Computer Vision Algorithms onto FPGAs
File Format: PDF/Adobe Acrobat - Quick View
by M Sen - 2007 - Cited by 5 - Related articles
maps high-level parallel C language descriptions into **circuit**- level netlists targeted to FPGAs. **...** eral composed of three **subgraphs**, called the init, subinit and body graphs. **.....** that the **schedule** in the body graph is p2D1E to accommo- **.....** application representation, we **integrated** our findings seam- **...**
www.ece.umd.edu/DSPCAD/papers/sen2007x1.pdf

In order to show you the most relevant results, we have omitted some entries very similar to the 9 already d
If you like, you can repeat the search with the omitted results included.

VHL common subgraph CFG integrated circuit ASAP scheduling S

Search within results - Language Tools - Search Help - Dissatisfied? Help us improve - Try Google

Google Home - Advertising Programs - Business Solutions - Privacy - About Google